Abstract-This paper presents CMOS circuits for integrated analog filters at very high frequencies, based on transconductance-C integrators. First a differential transconductance element based on CMOS inverters is described. With this circuit a linear, tunable integrator for very-high-frequency integrated filters can be made. This integrator has good linearity properties (1% relative gm error for 2-V,, input signals, V , , = 10 V) and nondominant poles in the gigahertz range owing to the absence of internal nodes. The integrator has a tunable dc gain, resulting in a controllable integrator quality factor. Experimental results of a VHF CMOS transconductance-C low-pass filter realized in a 3-pm CMOS process are given. Both the cutoff frequency and the quality factors can be tuned. The cutoff frequency was tuned from 22 to 98 MHz and the measured filter response is very close to the ideal response of the passive prototype filter. Furthermore, a novel circuit for automatically tuning the quality factors of integrated filters built with these transconductors is described. The Q-tuning circuit itself has no signal-carrying nodes and is therefore extremely suitable for these filters at very high frequencies.
I. INTRODUCTION EVERAL MOS continuous-time high-frequency inte-

S grated filters have been reported in the literature [1]-
. Most filters are built with transconductance elements and capacitors, to take advantage of these structures for making integrators at high frequencies. The maximal cutoff frequencies were, however, limited to the lower megahertz range. Krummenacher and Joehl [I] , for example, reported a 4-MHz low-pass filter and Kim and Geiger 121 reported a bandpass filter, programmable up to 16 MHz. Pu and Tsividis 131 have described another approach: minimal transistor-only VHF filters. With this technique very compact filters at very high frequencies (10-100 MHz) can be made, but these filters have restricted quality factors and accuracy. This paper describes a filter technique for accurate filters at very high frequencies. The basic building block is an integrator and general filter synthesis techniques remain applicable.
The integrator is the main building block of integrated active filters. In this paper the integrator will be implemented by a transconductance element loaded with a caManuscript received January 17, 1991; revised September 6, 1991, This work was supported by The Dutch IOP (innovative research projects) program.
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pacitor. One of the major problems in high-frequency active filters is the phase error of the integrators 141, IS]. The quality factors Q of the poles and zeros in the filter are highly sensitive to the phase of the integrators at the pole and zero frequencies. To avoid errors in the filter characteristic, a sufficiently high integrator dc gain is required, while the parasitic poles should be located at frequencies much higher than the cutoff frequency of the filter, in order to keep the integrator phase close to -90". For the filter to be presented, this implies a dc gain of roughly at least 40 dB and parasitic poles located at least a factor of 100 beyond the cutoff frequency. This is a strong constraint for filters at very (up to 100 MHz) high frequencies: the transconductor should have a bandwidth of approximately 10 GHz.
Two techniques can be used to make a combination of a high integrator dc gain with a very large bandwidth possible.
1) Consider the balanced transconductance-C integrator of Fig. l(a) . If the transconductance element has no internal nodes,' then the transconductor circuit has no parasitic poles or zeros influencing the transfer function of the integrator. This is true under the condition that the capacitors Ci (or C/ ) and C, (or CL) are functional for the filter transfer. The feedforward currents through the capacitances CO,, are canceled in a fully balanced gyrator structure 141.
2) Consider the balanced integrator of Fig. l(b) . The dc gain of the integrator is gm X rout, where rout is the parasitic output resistance of the transconductor. For short-channel MOS transistors in high-frequency applications, this dc gain is normally very low ( = 20) . The dc gain can be increased by loading the transconductor-at least for differential signals-with a negative resisrance (rIoad) that compensates rout. The dc gain is now gm times the parallel combination of rout and rload. For ?-load = -rout the dc gain becomes, theoretically, infinite. Note that the implementation of the dc-gain enhancement technique does not require any internal node. Cascoding or cascading of stages, on the contrary, will always introduce additional internal nodes resulting in phase errors.
A combination of these two techniques for the design of a transconductance element results in an integrator with ' An internal node is a node in the circuit schematic that has no direct connection to either an input or an output terminal or a bias or supply terminal of the circuit.
0018-9200/92$03.00 0 1992 IEEE VI, r1003 = ~ ro"1 (a) (b) Fig. 1. (a) A transconductor without internal nodes will have no parasitic poles or zeros and will be therefore of infinite bandwidth. (b) Loading the output of an integrator with a negative load resistance makes a infinite dc gain possible, without requiring internal nodes.
theoretically infinite dc gain and infinite bandwidth. As a result, the integrator quality factor will also be infinite.
In this paper, first a tranconductor circuit with an excellent high-frequency behavior is described (Section 11). Then, for demonstration, a third-order elliptic filter with a cutoff frequency tunable up to 98 MHz is described (Section 111). For this transconductor a Q-tuning circuit with high-speed potential (Section IV) and a supply voltage buffer (Section V) are also presented. Finally, the experimental results of the circuits are discussed (Section VI).
TRANSCONDUCTOR
In this section, first the linear V-to-I conversion of the transconductor is described and then the common-mode control, dc-gain enhancement, bandwidth, distortion, and noise are discussed.
A . V-Z Conversion
The transconductor [9] is based upon the well-known CMOS inverter. This CMOS inverter has no internal nodes and has a good linearity in V-Z conversion if the factors of the n-channel and p-channel transistors are perfectly matched. Consider first the inverter of Fig. 2(a) . If the drain currents of an n-and a p-channel MOS transistor in saturation are written as then the output current of the single inverter can be written as Z,", = z ,
(2b)
All devices are assumed to operate in strong inversion and in saturation. If 0, # of, i.e., a # 0, the V-to-Z conver- sion will not be linear. The error is in fact a square-law term, that can be canceled if a balanced structure is used. The output current is zero when Vi, = V, (see Fig.  2 (b)), with 1 + 42
Note that for 0, = P, and Vf, = -V f f , then V, = 1 /2 Vdd as can be easily verified. Fig. 2(c) shows the balanced version of the circuit of Fig. 2(a) . The two matched inverters Invl and Inv2 are driven by a differential input voltage Vfd, balanced around the common-mode voltage level V, (see (3)). The output currents ZOI and Zo2 can be calculated, and subtraction results in the differential output current Zed:
Hence, the differential output current is linear with the differential input voltage. Using (3) for eliminating V,, (4) can be written as
Equation ( 5 ) is valid as long as the transistors operate in strong inversion and saturation. The differential transconductance ( gmd) is linear, even with nonlinear inverters, i.e., if 6, # PP. To reduce common-mode output currents, however, @, should be chosen close to PP. The linearity in V-I conversion is obtained by explicitly making use of the square law and matching properties of the MOS transistors. Normally the transistors have no ideal squarelaw behavior; these effects will be treated in the section on distortion. The transconductance can be tuned by means of the supply voltage Vdd. For this purpose a tunable power-supply unit needs to be implemented on chip.
The schematic of the complete transconductor is given in Fig. 2(d) . It consists of six CMOS inverters, which are for the moment all assumed to be equal ( Vdd = Vid). The basic V-I conversion is performed by Invl and Inv2. Note that the circuit of Fig. 2 (d) has indeed no internal nodes, except for, of course, the supply nodes.
B. Common-Mode Control and DC-Gain Enhancement
The common-mode level of the output voltages V,, and V,, is controlled by the four inverters Inv3-Inv6 of The result for common-mode output signals is that the "V,," node is virtually loaded with a resistance l / ( g m , + gm6) and the "VO2" node with a virtual resistance l / ( g m 3 + gm4). For differential output signals the "Val" node is loaded with a resistance 1 /( gmS -gm6) and the "VO2" node is loaded with a resistance l / ( g m 4 -gm,). If the four inverters have the same supply voltage and are perfectly matched, all the gm's are equal. Thus the network Inv3-Inv6 forms a low-ohmic load for common signals and a high-ohmic load for differential signals, resulting in a controlled common-mode voltage level of the outputs. The quiescent common-mode voltage will be equal to V, of (3). The common and differential load resistances at the nodes VOI and V,, are recapitulated in Ta To obtain a more exact filter response, the dc gain of the integrators can be fine-tuned during operation (Q-tuning) with a separate supply voltage Vid for Inv4 and InvS as shown in Fig. 2(d) . If in a filter all inverters Inv4 and InvS have identical V:, and the matching of all inverters is ideal, then the dc gain of every integrator can theoretically become infinite if Agm = -3/r(,i, where rOi is the output resistance of one inverter. However, the maximal dc gain of an integrator will be degraded by mismatch. Assume for simplicity gm, = gm5 = gmo and gm3 = gm6 = gmo -Agm -6gm. Here Agm is the desired transconductance difference and equal to -3/rOi. For simplicity reasons it is assumed that the mismatch 6gm is equal for gm3 and gm6. The dc gain of the transconductance-C integrator for differential output signals now becomes gmd gmd A = -= Normally gmd = gm3 = gm,. The dc gain is therefore equal to the reciprocal value of the relative transconductance error ( 6 g m l g m ) due to mismatch. This error is a local mismatch error and can be kept small by using proper layout techniques [ 191. The measured relative transconductance error over 20 chips was less than 0 . 5 % . Consequently, the dc gain is larger than 200 (46 dB), which is high enough for many applications. In the analysis it was assumed that the mismatch 6gm is equal for gm3 and gmb(gm4 = gmS and gm3 = gm6). If this is not the case, the conclusion of the calculation remains valid; however, the two outputs of the integrator will be slightly asymmetrical.
If no dc-gain enhancement was applied ( A g m = 6gm = 0 ) , the dc gain would have been 20 (13 dB). The con-clusion is that by choosing gm, and gm, larger than gm, and gm5, a significant improvement of the integrator dc gain is obtained, without affecting the bandwidth.
If 6gm < 0 the net load resistance will become negative. A stand-alone integrator then would become unstable due to the right-half-plane pole. However, a more detailed analysis [ 181 and practical experiments show that a gyrator or biquad section built with these building blocks will remain stable. This is owing to the feedback loops inherent to a filter structure constructed with gyrators or biquad sections.
C. Bandwidth
The transconductor presented here has a large bandwidth because of the absence of internal nodes, as stated in Section I. In filter structures where all the parasitic capacitances are shunted parallel to the integration capacitors, the only parasitic poles are due to the finite transit time of the carriers in the MOST channel, which are, according to [lo] , located in the gigahertz range. It can be shown that the series resistances in capacitors even have a compensating effect on the effects of the finite transit time in the MOS channel [ 181.
D. Distortion
Using the ideal square-law transistor model of (l), the V-to-I conversion will be perfectly linear. However, a more detailed analysis shows that nonlinearities due to mobility reduction occur. In first-order approximation this may be modeled as (7) In order to obtain a manageable expression, simplifications have been made. Assuming 6, = Pp = 6 , and therefore, V, -V,, = V& -V, + V,,, = V,, and also assuming
This expression can again be simplified if OV, << 1:
The mobility reduction of both the n-and p-channel devices therefore causes mainly third-order distortion. The second-order distortion due to 0, # f l p combined with mismatch between Invl and Inv2 is negligibly small in practice. Normally, channel-length modulation is also a source of distortion in circuits with "square-law linearization" [ 111. Owing to the compensation of the output resistances in the tranconductor (the dc-gain enhancement), channel-length modulation is no source of distortion in this circuit.
E. Noise can be written as
The thermal drain current noise of a single transistor
The differential output noise of the transconductor of Fig.  2 (d) can now be written as
( 1 1) where C gmi is the sum of all transconductances of the six inverters and c = c, = cp is the thermal noise coefficient of the n-and p-channel transistors 1 < c < 2.
Note that the transconductor of Fig. 2 (d) has a class-AB behavior; the supply currents will therefore also be dependent of the input signal. This makes an on-chip (low ohmic) power-supply tuning circuit more complex. In Section V of this paper a method for implementing an integrated supply voltage regulation is described.
Summarizing, we can say that we have a linear transconductor without internal nodes and with a tunable output resistance. The dc gain is only limited by mismatch: the measured transconductance mismatch of less than 0.5% gives a dc gain of at least 200, which is high enough for many filters. The parasitic poles are located in the gigahertz range and are due to the finite transit times in the MOS channels. The transconductance can be tuned by means of the supply voltage V d d and the output resistance can be fine-tuned with a separate supply voltage Vid. Tuning the transconductance results in tuning of the cutoff frequency of a filter and tuning of the output resistance results in tuning of the integrator phase and thus of the quality factors of a filter built with this transconductor.
FILTER
A third-order elliptic filter [12] , [13] has been realized with the transconductance of Fig. 2(d) . The filter is derived from a passive ladder filter since ladder filters have good sensitivity and dynamic range properties. The normalized passive prototype filter [14] is given in Fig. 3 . The pole quality factor is equal to 3. The active implementation is shown in Fig. 4(a) . The filter is a direct implementation of the ladder filter using a gyrator (G3-G6) loaded with a capacitor (C2, Ci) to simulate the inductor.
The resistors are also implemented with transconductance elements (G2 and G7).
The W / L ratios of the n-channel devices in the transconductors are 24 pm/3 pm for Invl, Inv2, Inv3, and Inv6 and 21 pm/3 pm for Inv4 and Inv5. The widths of the p-channel devices are in all cases a factor of 3 ( = p,/pLp) larger. The threshold voltages are V,, = 0.75 V and V,, = -0.80 V.
To achieve a high cutoff frequency, the filter operates mainly on parasitic capacitances. This is possible since the parasitic capacitances are all at nodes where a capacitance is desired in the filter. The parasitic capacitances consist for roughly 70 % of gate oxide capacitance C,, and are consequently quite linear. Cl and CIf are fully determined by parasitic capacitances. The other capacitances, C2-C4 are designed by adding small extra capacitors. These extra capacitors are polysilicon n-well capacitors with gate oxide dielectricum. The time constants of the filter can be written as 7 = C / g m d , with C a capacitance in Fig. 4(a) and gmd the transconductance of the transconductor. Both C and gmd are approximately proportional to Cox. The result of this is that the spread in 7 due to spread in Cox is small. This results in quite accurate time constants even if the filter operates mainly on its own parasitic capacitances.
No tuning circuitry has been integrated for this test chip. The tuning of both cutoff frequency (with Vdd) and quality factors (with Vid) is done manually with external voltage sources.
A. Experimental Setup
Measurement of the filter characteristic up to very high frequencies requires special precautions in the design of the filter IC. This is illustrated in the experimental setup of Fig. 4(b) . The balanced input voltage of the filter is generated from a single-ended signal by means of an offchip transformer (7'1). The output voltages of the filter are converted to output currents by means of G8. These cur- rents are converted to voltages by means of two off-chip 100-Q resistors. The differential output voltage is converted to a single-ended voltage in SO Q by means of a transformer ( T 2 ) . An on-chip reference path, also buffered with a matched transconductor (G9), is used to compensate for all parasitic elements, apart from mismatch, outside the filter during measurements. With this technique, accurate measurements up to several hundreds of megahertz can be done.
Vdd and Vid are applied externally. An off-chip capacitor of 4.7 pF has been connected between the Vdd and VAd pins and ground.
The chip was processed in a 3-pm CMOS process. A chip photograph is given in In Fig. 6 the method using a master VCO is illustrated. The VCO consists of two undamped integrators and has a controllable frequency and quality factor. Consider first the Q-tuning loop. If the Q of the VCO is infinite, then the VCO will oscillate harmonically with a constant amplitude (the poles are exactly on thejw axis of the complex plane). The Q-loop controls the amplitude of the VCO in such a way that it will oscillate with a constant amplitude. By copying the voltage, used for tuning the Q of the two integrators in the master VCO, to the (matched) integrators in the slave filter, the quality factors of the filter will also be correct. The amplitude of the VCO signal is uncritical as long as the integrators in the VCO operate in their linear region.
The f-control loop is a well-known phase-locked loop (PLL) which locks the oscillating frequency to an external reference frequency. The voltage used for tuning the frequency of the VCO is copied to the slave filter.
The combination off-and Q-tuning is possible if the fand Q-control loops are independent. This is difficult in (VCO) 161. practice. If the Q-tuning loop is much faster than theftuning loop, thef-tuning loop will be quasi-static and then the f-and Q-loops become practically independent. For VHF filters the Q loop must be fast enough to tune the VCO, which oscillates at least at the cutoff frequency of the filter, which can be up to 100 MHz. The Q-tuning loop must therefore be very fast. This paper describes a Q-tuning technique without a physical loop, so that it is very fast and therefore suitable for very high frequencies [ 171.
A. Automatic Q-Tuning
With the transconductor described in Section 11, the master VCO of Fig. 7 can be made. If the Q of the VCO is infinite, it will oscillate harmonically at a frequency determined by Vdd.
For every value of Vdd there is only one value of Vid resulting in correct Q. The inverse is also true: for each Vid there is only one value of Vdd so that the Q is correct. It follows that the frequency can as well be tuned with Vid if the Q loop controls Vdd. Vdd and Vid will then be related correctly. This is very important for the Q-tuning circuit described here.
Consider the VCO is oscillating harmonically with an amplitude Vu at a frequency w . Using (1) and (3), the supply current Idd is calculated (see Fig. 7 ). This results in and since sin2 ut + cos' wt = 1, this can be written as + -v : .
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If Vu = 0, therefore no oscillation, then Idd consists of the quiescent current of eight inverters, biased in their linear region. In the case of oscillation, V, # 0, the current is larger but remains constant. Note that the current Idd is dependent on the amplitude of the VCO output signal (V,). The transconductor therefore has an intrinsic wide-band amplitude detection function hidden in its supply current. This can be exploited as follows. If the node Vdd is supplied by means of a dc current source with a value given by (1 3) instead of by a voltage source with value Vdd , the oscillator will oscillate with a constant and well-controlled amplitude Vu. The controlling mechanism can be explained as follows.
1) Suppose the poles of the VCO are in the right complex half plane. Therefore, the amplitude Vu tends to increase. With a constant Idd this implies from (13) that Vdd must decrease. With a (quasi-static) constant Vid this implies that gm3 and gm6 (Fig. 2(d) ) decrease while gm4 and gmS remain constant so that the oscillation is damped until the poles are forced on the imaginary axis. Hence, this ensures a feedback control for the amplitude.
2) Suppose the poles of the VCO are in the left complex half plane. The amplitude Vu tends to decrease. With a constant Idd this implies that Vdd must increase. With a (quasi-static) constant Vid this implies that gm3 and gm6 increase while gm4 and gms remain constant, so that the oscillation is undamped until the poles are forced on the imaginary axis. This leads to the same conclusion about a feedback control for the amplitude.
The result of this mechanism is that, for a given Vid, Vdd is controlled in such a way that the poles of the VCO will always be on the imaginary axis; the Q factor of the VCO is then infinite.
If the resulting voltage Vdd of the master VCO is copied to the filter by means of a buffer, the quality factors of the slave filter will automatically be correct. It is concluded that the whole Q-tuning circuit can consist of only one dc current source with a current as specified by (13).
The problem now is how to realize the current source
Idd with the value given by ( 13). This can be done as follows.
Usually Vdd = VAd; with this in mind the current Idd can be made from Vid, which in turn is determined by the frequency control loop. This is shown in Fig. 8 . The current I, is determined by V i d , V,, and the inverter parameters.' The inverter in Fig. 8 is matched to those connected to Vdd in the VCO, all n-channel transistors have ' The sources Vi, can be made on chip by driving a current through a resistorlike circuit. Comparing (1 3) and (14) it can be seen that for (15) the current Z, has only to be multiplied with a factor of 4 to obtain the current given by (1 3), as long as Vdd = Vid. This multiplication is simply performed with a 1 : 4 current mirror. The voltage buffer copies the voltage Vdd to the slave filter. If Vdd deviates somewhat from Vid or if there is little mismatch in the circuit of Fig. 8 , then only the amplitude of the oscillation will be different from the value predicted by (15). The quality factor, however, will remain correct.
Normally the transistors deviate from ideal square-law behavior. This results in a current Idd of the VCO which is not exactly constant. Zdd will contain higher harmonics of the oscillation frequency w .
The capacitance Cdd, however, will drain these currents, so that the ripple in Vdd remains very small. The capacitance Cdd is the n-well-to-substrate capacitance of the p-channel transistors, which will be on chip. If necessary the buffer can in addition be preceded by a simple low-pass filter.
Note that temperature effects are compensated if the circuit of Fig. 8 , the VCO, and the slave filter all have the same temperature.
This Q-tuning circuit needs no fast amplitude detectors or rectifiers, owing to the intrinsic wide-band amplitude detection provided by the transconductance element of Fig. 2(d) (see also (12) ). The circuit of Fig. 8 has no signal-carrying nodes. All nodes have a (quasi-static) dc voltage during operation. For this reason the oscillating frequency of the VCO is not a limiting factor and the circuit is suitable for very high frequencies. Furthermore, the circuit is extremely simple; it only consists of one current source, two current mirrors, and a buffer. The circuit of Fig. 8 and the VCO have been realized on a breadboard. The experimental results are discussed in Section VI.
I
V. SUPPLY VOLTAGE BUFFER The cutoff frequency and quality factors of a filter built with the transconductor of Fig. 2(d) are tuned with the two supply voltages Vdd and Vid. These two supply voltages are generated by thef and Q-tuning loops, and need to be buffered before being applied to the filter. This section deals with the design of these supply voltage buffers.
Consider a filter built with the transconductors of Fig.  2(d) . These transconductors in turn consist of three inverter pairs, all driven balanced around the common-mode voltage level V, of (3). The inverter pairs can be either connected to the supply voltages Vdd or VAd. In Fig. 9 the inverter pairs connected to Vdd are shown schematically (ignore for the moment the dashed current sources). The supply voltage Vdd of the inverter pairs is applied by an on-chip supply voltage buffer, modeled with a voltage source Vdd, ideal with series impedance Zdd .
In order to obtain insight into the supply current Zdc,, a simplification can be made by considering first only one inverter pair connected to Vdci. The inverter pair is driven with an input voltage Vjd balanced around the commonmode level V, as shown in Fig. 9 . Using (1) and (3), and assuming all transistors operating in strong inversion and saturation, the supply current Zdd, 2inv of the two inverters can be calculated:
-
I1
This supply current consists of a quiescent part (part I of (16)) and a signal-dependent part (part I1 of (16)). The sum of these signal-dependent supply currents ( I d d ) of all inverter pairs connected to Vdd will cause a ripple in V,, in the configuration of Fig. 9 if Zdd is not low enough.
Since this occurs both for Vdd and VAd, the effect on complete filters will be modulation of both cutoff frequency and quality factors if the supply voltages are applied by buffers with a too high series impedance. The consequence will be distortion in the filter transfer and crosstalk causing deterioration of the stopband attenuation.
For low-frequency variations in Idd, the source V d d , Ideal with series impedance Zdd can operate satisfactorily since Zdd can be made low for these frequencies by using wellknown feedback techniques. However, these feedback techniques are not sufficient to make Zdd low for highfrequency variations in Id(!. For correct high-frequency operation additional current sources (Fig. 9, dashed lines) are added to the inverter pairs. The purpose of for example, is to inject the required supply current for high- 
frequency variations in
Since all inverter pairs are provided with such a compensation current source, this implies that no high-frequency current will flow through Z,, and the requirements for Zdd are relaxed for these frequencies. The result is a well-controlled Vdd, even for high-frequencies.
The basic idea is therefore the use of feedback for low frequencies and compensation for high-frequency variations in supply currents.
The compensation sources have to be implemented for each inverter pair in the filter. Since many inverter pairs will have the same input voltages and thus the same supply currents, a combination of compensation sources is possible for these inverter pairs.
In the rest of this section two possible implementations of the supply voltage buffers with high-frequency supply current compensation are given. For simplicity only circuitry for supplying one inverter pair connected to Vdd is discussed. Therefore, the feedback mechanism and only one compensation current source will be described.
A . Version 1
Consider first the configuration of Fig. 10 . M1 = M 2 and M 3 = M4 is the inverter pair that requires supply current compensation.
Neglecting for low frequencies all capacitors in Fig.  10 , the OTA drives the gates of M 5 , and via R1 and R2 the gates of identical transistors M6 and M7. The result is a low-ohmic supply voltage buffer for low frequencies. sation mechanism works as follows. The gate voltages VI and V2 of M6 and M7, respectively, can be written as
where V,, is the common-mode voltage and Vcd is the differential-mode voltage of VI and V2. Using (17) and (1) can be expressed as
where &, is the factor of M6 and M 7 and Vpp is the "outside world" supply voltage.
Comparison with (16) shows that the high-frequency ripple in Zdd, 2inv is compensated if for these frequencies part I1 of (1 8) is equal to part I1 of (16). The differential input signal of the two inverters needs therefore to be transferred to the gates of M6 and M7. This is done by the capacitive voltage dividers C,, Cpl and C,, Cp2. C, , , and Cp2 are the equal parasitic (gate-source) capacitances of M6 and M7. CI = C2 are added floating capacitors. The transfer from Vjd to V,, is R I = R2 serve only for dc biasing the gates of M6 and M 7 (resulting in correct V,,.) and are assumed to be large. Note that the transfer of the capacitive voltage divider of (19) is frequency independent. The conversion from Vjd of V,, is of very large bandwidth. Capacitor series resistances, etc. can cause deviations from the transfer of (19) only in the gigahertz range.
The capacitors C, and C2 in series with Cpl and Cp2 form an extra capacitive load for the filter. The filter capacitors will need to be corrected for this.
The required voltage drop across the supply voltage buffer, that is the minimal value of Vpp -V,,, is equal to IVgs -Vt,, [ of M5, M6, and M7 . This value depends on the W / L ratio of these transistors. A typical value of I Vgs -Vtpl ranges from 200 to 500 mV.
If the matching is perfect the ripple in Zdd,2,nv is fully compensated for the frequency range of interest. Limitations in frequency are due to capacitor nonidealities. Mismatch will cause an error in Zcc.21nv resulting in a nonzero ripple in V d d . At the end of this section simulation results are given for the case of 10% mismatch in
In the description of the circuit of Fig. 10 it was assumed that the "outside-world'' supply voltage Vpp is constant. This can be realized by applying a large off-chip capacitor across Vpp. If Vpp cannot be made constant, a ripple in V,,,, is transferred to the nodes VI and V2 via CpI and Cp2. This causes an extra undesired ripple in Zcc,2,nv and thus a ripple in V d d at high frequencies.
B. Version ZZ
To circumvent this poor power supply rejection at high frequencies, an alternative solution is given in Fig. 11 . The principle is the same as in Fig. 10 , however, n-channe1 transistors instead of p-channel transistors are used for the supply voltage buffer.
The operation of the low-frequency feedback mechanism is obvious. The high-frequency compensation is similar to that of Fig. 10 . First, consider that V d d is constant (later it will appear that V d d will be constant indeed). C,, and Cp2 are the parasitic gate-source capacitors of M6 and M 7 . The gate voltages of M6 and M 7 , VI and V2, respectively, can again be written in the form of (17). Vi, is converted to V c d , by means of capacitive voltage division, as described by (19). The result is an Zcc,2inv, now generated by the n-channel transistors M6 and M 7 , of the form :
Compensation of the high-frequency part of I d d . Zinv is possible if part I1 of (20) is equal to part I1 of (16). The advantage of the n-channel compensation is that there is no significant capacitance present between the Vppnode and the signal path, resulting in an improved power supply rejection. A serious disadvantage is a larger voltage drop across the supply voltage buffer. Simulation results of the circuit under 10% mismatch in Zcc,2inv are given below.
C. Simulations
The performance of the circuits of Figs. 10 and 11 has been evaluated with SPICE (level 3 ) simulations.
Consider first the circuit of 
VI. EXPERIMENTAL RESULTS
In this section the experimental results of the transconductor, filter, and Q-tuning circuit are discussed.
A . Transconductor
The transconductor of Fig. 2(d) has been realized on chip. The measured transconductance for different supply voltages is given in Fig. 13 . The nonlinearities are mainly of the third order and due to mobility reduction as expected from (8). For V d d = 10 V, 1 % relative error in transconductance6 occurs at a differential input voltage (Vid) of 1 V. If Vdd = 2.5 V, it can be seen that not all transistors operate in strong inversion for differential input voltages larger than 1 V.
B. Filter
The measured filter responses are given in Fig. 14 for three values of Vdd: V d d = 2.5, 5 , and 10 V. In Fig. 14(a) the corresponding responses of the ideal passive prototype of Fig. 3 (same cutoff frequency) are plotted as well. The cutoff frequency is varied from 22 MHz (Vdd = 2.5 V) to 98 MHz (Vdd = 10 V). From Fig. 14(a) a close matching with the ideal response is seen. The notch at 214 MHz is 60 dB deep and is very well positioned. Fig. 14(b) is a passband detail of Fig. 14(a) . However, from this figure it can be seen that the dc filter gain is too high and the ripple in the passband is too large compared to the ideal response of the passive prototype filter, especially at r 6A 1 % relative transconductance error corresponds to 0.083 % THD, assuming only third-order distortion. (V,,,) for three values of Vdd.
higher values of Vdd. The reason appeared to be a layout error in the filter chip. In fact, the inverters Invl and Inv2 of G 2 and G 7 of Fig. 4(a) have a supply voltage VAd instead of V&. The result of this is that, especially for higher supply voltages, the transconductances of G 2 and G 7 become somewhat lower than their nominal values. In Fig. 14(c) the measured filter response is compared to that of the passive prototype filter with R I and R, (see Fig. 3 ) chosen slightly too large, corresponding to the situation caused by the layout error. From this figure it can be seen that the curves now do match very closely. Fig. 14(d) shows a passband detail of Fig. 14(c) . The dc filter gain and the passband ripple of the measured responses and the responses of the passive prototype now are almost equal. Taking the layout error into account, we may conclude that the filter response is very close to the response of the passive prototype filter. The 98-MHz filter curve matches well to that of the prototype filter up to 350 MHz. This implies that the integrator has indeed a sufficiently high dc gain and only parasitic poles far enough in the gigahertz region. The total intermodulation distortion (TIMD) of the filter for the three values of Vdd is plotted in Fig.  15 . The TIMD was measured with a two-tone input signal with frequencies around half of the cutoff frequency of the filter.
The other experimental results are summarized in Table  11 . The lower limit for the dynamic range was chosen as the total passband noise and the upper limit was the 1 % TIMD input rms voltage level. As can be seen from Table  I1 the filter has a high dynamic range: 72 dB for Vdd = 10 v .
C. Q-Tuning
The circuit of Fig. 8 and the VCO have been realized on breadboard, using commercially available CA3600 CMOS arrays. The voltage V, was chosen as 0.5 V. Using (15), the amplitude V, of the VCO is expected to be 0.5
The VCO oscillates at frequencies up to 7 MHz. The results are plotted in Fig. 16 Simulations indicate that an on-chip realization of the circuit will be able to operate at very high frequencies (over 100 MHz). The tuning circuit is not connected to the filter because of the poor matching between breadboard components and on-chip components.
VII. CONCLUSIONS
In this paper principles and circuits for integrated filters at very high frequencies in full CMOS technology have been described.
The CMOS transconductor circuit presented has a and ideal response of the passive prototype filter corrected for the layout detail of Fig. 14(c) .
bandwidth in the gigahertz region thanks to the absence of internal nodes. Owing to the used square-law linearization technique, the linearity is good and the transcon- is compensated and the resulting net output resistance can be fine-tuned by means of a separate supply voltage VAd. Thus, Q-tuning becomes possible. A 100-MHz CMOS continuous-time low-pass filter realized in a 3-pm process has been presented. The filter is constructed with transconductance elements and capacitors. The measured filter frequency response is close to the theoretical response for frequencies up to 350 MHz. The notch in the response is 60 dB deep and well positioned. The filter operates mainly on parasitic capacitances while the accuracy is not affected and the dynamic range is high (72 dB). The cutoff frequency and the Q factors can be tuned by means of two supply voltages.
A special Q-tuning technique for very-high-frequency filters, based on a VCO, has been presented. The Q-tuning circuit is very simple (it is, in fact, only a special dc current source) and contains no signal-carrying nodes. Therefore, no bandwidth limitations are imposed by the Q-tuning circuit, resulting in a well-controlled Q for very high frequencies. Experimental results of a breadboard realization of the Q-tuning circuit were presented, giving results that are in accordance with the theory.
A technique for making an on-chip low-ohmic supply voltage buffer for controlling Vdd and VAd of the transconductors has been presented. The basic idea is the use of feedback for low frequencies and compensation for highfrequency variations in supply currents. The very large bandwidth (in theory infinite) of a capacitive voltage divider is exploited for implementing ultrafast supply current compensation. Two circuit realizations have been presented and are illustrated with simulation results.
It is expected that lower supply voltages and even higher frequencies are achievable if a more advanced (smaller channel lengths) CMOS process is used. The results obtained with these transconductor, filter, and Qtuning techniques demonstrate that accurate integrated CMOS filters at very high frequencies are possible. Applications can be found in the field of TV IF filtering [ 181 and other VHF filters.
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